High-Performance Collision Detection Hardware
Universität Bonn, Technical Report number CG-2003-3, Aug. 2003
Abstract
We present a novel hardware architecture for a single-chip collision detection accelerator and algorithms for efficient hierarchical collision. We use a hierarchy of k-DOPs for maximum performance. A new hierarchy traversal algorithm and an optimized triangle-triangle intersection test reduce bandwidth and computational costs. The resulting hardware architecture can process two object hierarchies and identify intersecting triangles autonomously at high speed. Real-time collision detection of complex objects at rates required by force-feedback and physically-based simulations can be achieved even in worst-case configurations.
Stichwörter: computer animation, graphics hardware, hierarchical algorithms, triangle intersection, virtual reality
Paper herunterladen
Bibtex
@TECHREPORT{cg-2003-3, author = {Knittel, G. and Zachmann, Gabriel}, title = {High-Performance Collision Detection Hardware}, number = {CG-2003-3}, year = {2003}, month = aug, institution = {Universit{\"a}t Bonn}, keywords = {computer animation, graphics hardware, hierarchical algorithms, triangle intersection, virtual reality}, abstract = {We present a novel hardware architecture for a single-chip collision detection accelerator and algorithms for efficient hierarchical collision. We use a hierarchy of k-DOPs for maximum performance. A new hierarchy traversal algorithm and an optimized triangle-triangle intersection test reduce bandwidth and computational costs. The resulting hardware architecture can process two object hierarchies and identify intersecting triangles autonomously at high speed. Real-time collision detection of complex objects at rates required by force-feedback and physically-based simulations can be achieved even in worst-case configurations.}, issn = {1610-8892} }